ASIC/FPGA Design Verification Engineer (5130r)

Mountain View, CA | Contract

Post Date: 05/09/2017 Job ID: 5130 Industry: Software

ASIC/FPGA Design Verification Engineer

Seeking design verification engineer for verification of FPGA design. 

 

 

Required Skills:

• ASIC or FPGA design verification

• At least 2 + UVM projects in past

• System Verilog

• Scripting – Ruby, Perl or Python (preferred)

 

 

Desired Skills:

• Experience with Make files


Not ready to apply?

Send an email reminder to:

Share This Job:

Related Jobs: