ASIC Verification Engineer - PCIe, DDR interfaces

Mountain View, CA 94043 | Contract

Post Date: 04/04/2018 Job ID: 5368 Industry: Engineering

Block level verification of PCIe and DDR memory controllers for ASIC.

Install PCIe and DDR verification IPs. Run compliance tests with IP and integrate into full chip test bench. Run full chip simulation with SystemVerilog.

  • UVM/SystemVerilog
  • Experience verifying PCIe and DDR interfaces - must have experience with PCIE gen 3 or later and DDR gen 3 or 4.
  • Previous experience using VIPs for PCIe and DDR

Desired:

  • VIPs such as Cadence Denali or Avery
  • Python
  • C++ not required but would be additional benefit

Not ready to apply?

Send an email reminder to:

Share This Job:

Related Jobs: